

FIGURE 1a





FIGURE 1b

08/675,304
08/470003



0.17
1.441
9/28/85

Figure 2

08/470003




FIGURE 2

675 304

08/1470002




FIGURE 3

675304
08/470003




FIGURE 4




FIGURE 5a

675304
F 8 470000




Figure 5b Typical Driver Connected to PWM Output




Figure 5c Pulse-Width Modulation Timing

Notes:

1 cycle = 125ns

1 cycle \leq T1 \leq 253 cycles

T3 = T4 = 1 cycle (Non-Overlap Delay Time)

T2 = (256 - 2 - T1) cycles

675304
08/470003




FIGURE 6